

# Field-Plated Lateral Ga<sub>2</sub>O<sub>3</sub> MOSFETs With Polymer Passivation and 8.03 kV Breakdown Voltage

Shivam Sharma<sup>1</sup>, Ke Zeng<sup>2</sup>, Sudipto Saha, and Uttam Singiseti<sup>1</sup>, *Senior Member, IEEE*

**Abstract**—This letter reports the polymer passivation of field plated lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with significant improvement in the breakdown voltages as compared to non-passivated devices. We show consistent results of higher breakdown voltages in passivated devices as compared to non-passivated devices for MOSFETs with  $L_{gd}$  ranging from 30  $\mu$ m to 70  $\mu$ m and across two process runs. We obtain a record high breakdown voltage of 6.72 kV for a MOSFET with  $L_{gd} = 40 \mu$ m giving an average field strength of 1.69 MVcm<sup>-1</sup>. The peak drain current is  $\sim 3$  mA/mm for  $L_g = 2 \mu$ m device with a gate source separation of 3  $\mu$ m. The on-resistance for the device is,  $R_{on} = 13$  k $\Omega$ ·mm, giving a power device Figure of Merit of 7.73 kWcm<sup>-2</sup>. The  $R_{on}$  is high due to plasma induced damage of channel and access regions. The  $R_{on}$  and on-current density remain unchanged after passivation. The breakdown increases with  $L_{gd}$  up to 70  $\mu$ m, giving a maximum breakdown voltage of 8.03 kV.

**Index Terms**—Gallium oxide, field plate, passivation layer, breakdown voltage, fluorinert, electron device.

## I. INTRODUCTION

$\beta$ -GALLIUM oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) has demonstrated tremendous potential for next generation power devices. This is due to the ultra-wide bandgap of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (4.5–4.9 eV), resulting in high electric field density of  $\sim 8$  MVcm<sup>-1</sup>. A good electron mobility gives a high Baliga's Figure of Merit (BFoM) [1]–[4]. Several groups have reported kV class breakdown voltages and high power device Figure of Merit in Ga<sub>2</sub>O<sub>3</sub> devices including lateral MOSFETs [5]–[12], FIN type vertical MOSFETs [13], and Schottky diodes [14]–[18]. In addition, good RF performance [19] and high current densities have also been reported [20]. Recently, triple implant vertical MOSFETs with both depletion and enhancement mode operations have been demonstrated [21]. Although impressive, the breakdown voltages are still far from the estimated breakdown voltages with high critical field strength.

Manuscript received April 8, 2020; revised April 22, 2020 and April 26, 2020; accepted April 26, 2020. Date of publication April 29, 2020; date of current version May 21, 2020. This work was supported in part by the Air Force Office of Scientific Research (Program Manager: Ali Sayir) under Award FA9550-18-1-0479 and in part by NSF (Program Officer: Albert Z. Wang) under Award ECCS-1607833 and Award ECCS-1809077. The review of this letter was arranged by Editor G. H. Jessen. (Corresponding author: Uttam Singiseti.)

Shivam Sharma, Sudipto Saha, and Uttam Singiseti are with the Electrical Engineering Department, University at Buffalo, Buffalo, NY 14260 USA (e-mail: uttamsin@buffalo.edu).

Ke Zeng is with the Electrical Engineering Department, Stanford University, Stanford, CA 94305 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2020.2991146

Previously, it was shown that the parasitic air arcing led to low breakdown voltages in lateral devices and use of Fluorinert significantly improved the breakdown voltage [5], [6]. Moreover, breakdown characteristics with very little increase in currents up to breakdown voltage suggested an extrinsic breakdown mechanism outside the channel. The breakdown voltage scaled with gate-drain spacing with a field strength that is comparable to the Fluorinert field strength [5]. In addition, the temperature dependent breakdown voltage [6] gave a negative temperature coefficient which suggests an extrinsic phenomenon. Intrinsic breakdown mechanism in semiconductors will have a positive co-efficient due to the efficient energy dissipation of accelerated electrons by higher phonon occupancy at higher temperatures [22].

In this letter, we report a SU-8 polymer passivation scheme of field plated lateral Ga<sub>2</sub>O<sub>3</sub> MOSFETs. The higher field strength of the SU-8 polymer leads to a significant increase in breakdown voltage at a given gate-drain separation. The passivation layer does not have any adverse effect on input and output I-V characteristics of the devices. For lateral field plated MOSFETs, we report record non-passivated and passivated breakdown voltages of 2.7 kV and 6.72 kV respectively for  $L_{gd} = 40 \mu$ m. For SU-8 passivated device, the measured average field strength ( $E_{br}$ ) is 1.69 MVcm<sup>-1</sup>, with simulated peak field of  $> 10$  MVcm<sup>-1</sup>. In addition, we report a continuous trend of increased  $V_{br}$  for passivated devices up to  $L_{gd}$  of 70  $\mu$ m with a high breakdown voltage of 8.03 kV. These reported breakdown voltages are higher than previously reported  $V_{br}$  values for Ga<sub>2</sub>O<sub>3</sub> devices and higher than reported  $V_{br}$  in lateral devices in other wide-bandgap semiconductors [23]–[25].

## II. FABRICATION AND MEASUREMENTS

A cross-section device schematic is depicted in **Figure 1 (a)**. The device structure and process flow are similar to the previous reports [5], [6]. The epitaxial structure is grown using Molecular Beam Epitaxy (MBE) by Novel Crystal Technology, Inc., Japan, on Fe doped (010) Ga<sub>2</sub>O<sub>3</sub> substrates. The channel layer is 200 nm thick with a target Si doping of  $\sim 6.0 \times 10^{17}$  cm<sup>-3</sup>. The top most ohmic layer is 50 nm thick with a target high Si doping of  $\sim 2.2 \times 10^{19}$  cm<sup>-3</sup>. Device fabrication started with photolithographic patterning of source/drain (S/D) contacts followed by electron-beam deposition of 240 nm thick Ti/Au/Ni metal stack. After deposition, S/D contacts underwent rapid thermal annealing at 520 °C to make the contacts ohmic. Next, the n<sup>+</sup> layer was removed in a timed RIE in BCl<sub>3</sub>/Ar chemistry stopping on the channel.




Fig. 1. (a) Device schematic. (b) Optical microscope image of  $L_{gd} = 30 \mu\text{m}$  MOSFET. (c) Optical microscope image of MOSFET after breakdown.

Subsequently, a second BCl<sub>3</sub>/Ar RIE was done to isolate the devices. Approximately 450 nm of composite ALD/PECVD/ALD oxide layer was deposited, including the bottom gate oxide, which is same as the previous reports [5], [6]. Gate patterning was done following the same procedure as in [5], [6]. The last step in fabrication was device passivation.

To compare the effectiveness of the passivation, device current-voltage characteristics and breakdown voltages were measured before SU-8 passivation. The SU-8 passivation followed the standard recommended process [26]. After spin coating and baking, SU-8 was patterned to open the source/drain and gate pads. The SU-8 was then hard-baked at 200 °C for 10 minutes. An optical micrograph of the fabricated device with SU-8 passivation layer is shown in Fig. 1 (b). The device input and output characteristics were measured using HP 4155B semiconductor parameter analyzer. The breakdown characteristics were measured using Keysight B1505A power device analyzer with Keysight N1268A Ultra High Voltage (UHV) expander. The breakdown measurements were carried out with devices submerged in Fluorinert FC-40, even for SU-8 passivated devices, to rule out any air arcing. An optical micrograph of the passivated device after breakdown measurement is shown in Fig. 1 (c).

Two separate device runs (labeled Sample A and Sample B) were carried out to check the effectiveness of passivation scheme. For Sample A, the channel thickness after recess etch was 140 nm, while Sample B had a 190 nm channel after recess etch. The isolation thickness was different for the two samples. Sample A was etched to a thickness of 350 nm from the top of the n<sup>+</sup> ohmic layer, while Sample B was etched to 500 nm. In addition, for Sample A, the device isolation etch was performed before self-aligned etch of the n<sup>+</sup> ohmic cap layer.

### III. RESULTS AND DISCUSSION

All the devices reported here have a gate length ( $L_g$ ) of 2  $\mu\text{m}$  and gate-source separation ( $L_{sg}$ ) of 3  $\mu\text{m}$ . The input and output characteristics of  $L_{gd} = 40 \mu\text{m}$  device are shown in Fig. 2 (a) and (b) respectively for Sample A. The device has high ON/OFF ( $\sim 10^5$ ) ratio but an order




Fig. 2. (a) DC output characteristics and (b) DC input characteristics at  $V_{ds} = 40 \text{ V}$  for  $L_{gd} = 40 \mu\text{m}$  MOSFET after SU-8 passivation. (c) DC input characteristics with double sweep. (d) Comparison of  $V_{br}$  (kV) with  $L_{gd}$  varying from 30  $\mu\text{m}$  to 70  $\mu\text{m}$ . The breakdown measurements were performed with a gate bias of  $-25 \text{ V}$ . All the devices have  $L_g = 2 \mu\text{m}$  and  $L_{sg} = 3 \mu\text{m}$ . (Sample A)

lower on-current density than previous reports [5], [6]. The low current density is due to over-etching of the channel layer in the timed-etch process. The thinner channel layer and the RIE induced damage increased the device resistance. The TLM data gave a very high sheet resistance of 1  $\text{M}\Omega/\square$ . I-V characteristics did not show any change with SU-8 passivation. Low hysteresis was observed in the device as seen in Fig. 2 (c). The measured breakdown voltage as a function of gate-drain separation is shown in Fig. 2 (d). An increase in breakdown voltage is clearly seen at each gate-drain separation. The improvement can be as high as 2.5 kV as seen in the device with  $L_{gd} = 50 \mu\text{m}$ . The non-linear increase in breakdown voltage with and without passivation is due to process variation in our samples.

Fig. 3 (a) and (b) show the input and output characteristics of  $L_{gd} = 40 \mu\text{m}$  device in Sample B with thicker channel. The device has higher ON/OFF ratio ( $\sim 10^7$ ) than Sample A due to the thicker isolation mesa depth. We see a significant improvement in on-state current ( $\sim 3 \text{ mA/mm}$ ) compared to Sample A due to the thicker channel layer. Although, the current is higher than Sample A, it is lower compared to previous reports by our group [5], [6]. The lower current is again attributed to the process damage arising from RIE and O<sub>2</sub> plasma treatments used during the fabrication. The TLMs show a high sheet resistance of 53  $\text{k}\Omega/\square$ . The current drop was observed after the isolation step (not shown) when O<sub>2</sub> plasma was used to clean the sample. A vacuum annealing scheme can recover the damage and improve the current density as reported in [27]. Use of ion-implantation or source regrowth techniques can also significantly increase the current and reduce  $R_{on}$ . Low gate hysteresis was observed in the transfer characteristics as seen in Fig. 3 (c).

The measured breakdown characteristics of a representative 40  $\mu\text{m}$   $L_{gd}$  device, with and without SU-8 passivation, are shown in Fig. 3 (d) at  $V_{gs} = -25 \text{ V}$ . The non-passivated




Fig. 3. (a) DC output and (b) input characteristics at  $V_{ds} = 50$  V for  $L_{gd} = 40$   $\mu\text{m}$  MOSFET after passivation. (c) DC input characteristics with double sweep. (d) Breakdown characteristics of  $L_{gd} = 40$   $\mu\text{m}$  device with and without passivation. Also shown is the highest  $V_{br}$  for  $L_{gd} = 70$   $\mu\text{m}$  device, 8032V. The breakdown measurements were performed with a gate bias of  $-25$  V. All the devices have  $L_g = 2$   $\mu\text{m}$  and  $L_{sg} = 3$   $\mu\text{m}$ . (Sample B)




Fig. 4. Comparison between  $V_{br}$  and  $R_{on}$  of non-passivated and passivated MOSFETs with  $L_{gd}$  varying from 30  $\mu\text{m}$  to 70  $\mu\text{m}$ .  $R_{on}$  is normalized with  $W_g \times L_{sd}$ . (Sample B). The reference data is for GaN devices [24].

device showed a breakdown at 2.7 kV, while the passivated device with  $\sim 10$   $\mu\text{m}$  thick SU-8 layer showed impressive improvement with a breakdown voltage of 6721 V. It is noted that the baseline leakage current is higher than previous reports [5], [7] due to the increased background leakage current in the Keysight N1268A UHV system. Both devices show a hard-destructive breakdown. For the passivated SU-8 device, an average field strength of  $1.69$   $\text{MVcm}^{-1}$  was calculated. The calculated power device Figure of Merit is  $7.73$   $\text{kWcm}^{-2}$ .

For both Samples A and B, we see a consistent trend of passivated devices showing higher breakdown voltages as compared to non-passivated devices for increasing  $L_{gd}$  as seen in Fig. 2(c) and Fig. 4. Thus, it can be attributed to higher dielectric strength of SU-8 ( $4.4$   $\text{MVcm}^{-1}$ ) [28] as compared to the field strength of Fluorinert FC-40,  $0.18$   $\text{MVcm}^{-1}$ . At  $L_{gd} = 70$   $\mu\text{m}$ , we report a record high breakdown voltage of 8032 V (Fig. 3 (d)). These breakdown voltages are higher than any previous reports of breakdown voltages in  $\text{Ga}_2\text{O}_3$  devices and lateral MOSFETs in any semiconductors [23]–[25] with comparable  $L_{gd}$ . They show the potential of  $\text{Ga}_2\text{O}_3$  for beyond 10 kV rating power devices.




Fig. 5. (a) Silvaco ATLAS simulation of electric field profile for  $L_{gd} = 40$   $\mu\text{m}$  MOSFET with 6.7 kV drain bias. (b) Field in the  $\text{Ga}_2\text{O}_3$  channel across cutline AA'. (c) Field in the field plate oxide along cutline BB'.




Fig. 6.  $R_{on}$  vs Breakdown Voltage plot of lateral  $\text{Ga}_2\text{O}_3$  MOSFETs from this study and previously reported research.  $R_{on}$  is normalized with  $W_g \times L_{sd}$ .

An ATLAS SILVACO simulation of the  $L_{gd} = 40$   $\mu\text{m}$  device at  $V_{ds} = 6.7$  kV shows that very high fields are present both in the field plate oxide and in the  $\text{Ga}_2\text{O}_3$  channel ( $> 10$   $\text{MVcm}^{-1}$ ). In addition, high field is also present in the gate oxide. Any of these locations can lead to the breakdown. More comprehensive studies are necessary to confirm the breakdown location in these devices. Fig. 6 shows a comparison of the devices in this study with recently reported lateral  $\text{Ga}_2\text{O}_3$  MOSFETs.

#### IV. CONCLUSION

A field-plated  $\text{Ga}_2\text{O}_3$  MOSFET with polymer passivation is fabricated, demonstrating improvement in breakdown voltage for two samples. The peak on-current density for a  $L_{gd} = 40$   $\mu\text{m}$  device, is  $\sim 3$   $\text{mA/mm}$ , giving a high  $R_{on}$  of 13  $\text{k}\Omega \cdot \text{mm}$ . This can be further improved by vacuum annealing. Room temperature breakdown voltage for  $L_{gd} = 40$   $\mu\text{m}$  is 6.72 kV, the highest reported for lateral MOSFETs. High  $R_{on}$  is indicative of depletion of carrier layers due to etching.  $R_{on}$  can be improved by mitigating etch induced depletion. Passivation continued to increase breakdown voltage for devices with  $L_{gd}$  up to 70  $\mu\text{m}$  up to 8.03 kV.

## REFERENCES

- [1] M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) metal-semiconductor field-effect transistors on single-crystal  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) substrates," *Appl. Phys. Lett.*, vol. 100, no. 1, Jan. 2012, Art. no. 013504, doi: [10.1063/1.3674287](https://doi.org/10.1063/1.3674287).
- [2] M. Higashiwaki, K. Sasaki, H. Murakami, Y. Kumagai, A. Koukitu, A. Kuramata, T. Masui, and S. Yamakoshi, "Recent progress in Ga<sub>2</sub>O<sub>3</sub> power devices," *Semiconductor Sci. Technol.*, vol. 31, no. 3, Mar. 2016, Art. no. 034001, doi: [10.1088/0268-1242/31/3/034001](https://doi.org/10.1088/0268-1242/31/3/034001).
- [3] M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, "Development of gallium oxide power devices," *Phys. Status Solidi A*, vol. 211, no. 1, pp. 21–26, Jan. 2014, doi: [10.1002/pssa.201330197](https://doi.org/10.1002/pssa.201330197).
- [4] M. H. Wong, K. Sasaki, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "Field-plated Ga<sub>2</sub>O<sub>3</sub> MOSFETs with a breakdown voltage of over 750 v," *IEEE Electron Device Lett.*, vol. 37, no. 2, pp. 212–215, Feb. 2016, doi: [10.1109/LED.2015.2512279](https://doi.org/10.1109/LED.2015.2512279).
- [5] K. Zeng, A. Vaidya, and U. Singiseti, "1.85 kV breakdown voltage in lateral field-plated Ga<sub>2</sub>O<sub>3</sub> MOSFETs," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1385–1388, Sep. 2018, doi: [10.1109/LED.2018.2859049](https://doi.org/10.1109/LED.2018.2859049).
- [6] K. Zeng, A. Vaidya, and U. Singiseti, "A field-plated Ga<sub>2</sub>O<sub>3</sub> MOSFET with near 2-kV breakdown voltage and 520 m $\Omega$ . cm<sup>2</sup> on-resistance," *Appl. Phys. Exp.*, vol. 12, no. 8, Aug. 2019, Art. no. 081003, doi: [10.7567/1882-0786/ab2e86](https://doi.org/10.7567/1882-0786/ab2e86).
- [7] J. K. Mun, K. Cho, W. Chang, H.-W. Jung, and J. Do, "Editors' Choice—2.32 kV breakdown voltage lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with source-connected field plate," *ECS J. Solid State Sci. Technol.*, vol. 8, no. 7, pp. Q3079–Q3082, 2019. [Online]. Available: <http://jss.ecsdl.org/content/8/7/Q3079.abstract>.
- [8] K. Tetzner, E. Bahat Treidel, O. Hilt, A. Popp, S. B. Anooz, G. Wagner, A. Thies, K. Ickert, H. Gargouri, and J. Wurfl, "Lateral 1.8 kV  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with 155 MW/cm<sup>2</sup> power figure of merit," *IEEE Electron Device Lett.*, vol. 40, no. 9, pp. 1503–1506, Sep. 2019.
- [9] C. Joishi, Y. Zhang, Z. Xia, W. Sun, A. R. Arehart, S. Ringel, S. Lodha, and S. Rajan, "Breakdown characteristics of  $\beta$ -(Al<sub>0.22</sub>Ga<sub>0.78</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> field-plated modulation-doped field-effect transistors," *IEEE Electron Device Lett.*, vol. 40, no. 8, pp. 1241–1244, Aug. 2019, doi: [10.1109/LED.2019.2921116](https://doi.org/10.1109/LED.2019.2921116).
- [10] K. D. Chabak, N. Moser, A. J. Green, D. E. Walker, S. E. Tetlak, E. Heller, A. Crespo, R. Fitch, J. P. McCandless, K. Leedy, M. Baldini, G. Wagner, Z. Galazka, X. Li, and G. Jessen, "Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> wrap-gate fin field-effect transistors on native (100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate with high breakdown voltage," *Appl. Phys. Lett.*, vol. 109, no. 21, Nov. 2016, Art. no. 213501, doi: [10.1063/1.4967931](https://doi.org/10.1063/1.4967931).
- [11] Y. Lv, X. Zhou, S. Long, X. Song, Y. Wang, S. Liang, Z. He, T. Han, X. Tan, Z. Feng, H. Dong, X. Zhou, Y. Yu, S. Cai, and M. Liu, "Source-Field-Plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with record power figure of merit of 50.4 MW/cm<sup>2</sup>," *IEEE Electron Device Lett.*, vol. 40, no. 1, pp. 83–86, 2018.
- [12] Y. Lv, H. Liu, X. Zhou, Y. Wang, X. Song, Y. Cai, Q. Yan, C. Wang, S. Liang, J. Zhang, Z. Feng, H. Zhou, S. Cai, and Y. Hao, "Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with high power figure of merit of 277 MW/cm<sup>2</sup>," *IEEE Electron Device Lett.*, vol. 41, no. 4, pp. 537–540, Apr. 2020, doi: [10.1109/LED.2020.2974515](https://doi.org/10.1109/LED.2020.2974515).
- [13] Z. Hu, K. Nomoto, W. Li, N. Tanen, K. Sasaki, A. Kuramata, T. Nakamura, D. Jena, and H. G. Xing, "Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> vertical transistors with breakdown voltage >1 kV," *IEEE Electron Device Lett.*, vol. 39, no. 6, pp. 869–872, Jun. 2018, doi: [10.1109/LED.2018.2830184](https://doi.org/10.1109/LED.2018.2830184).
- [14] W. Li, K. Nomoto, Z. Hu, N. Tanen, K. Sasaki, A. Kuramata, D. Jena, and H. G. Xing, "1.5 kV vertical Ga<sub>2</sub>O<sub>3</sub> trench-MIS Schottky barrier diodes," in *Proc. 76th Device Res. Conf. (DRC)*, Jun. 2018, pp. 1–2, doi: [10.1109/DRC.2018.8442245](https://doi.org/10.1109/DRC.2018.8442245).
- [15] J. Yang, F. Ren, M. Tadjer, S. J. Pearton, and A. Kuramata, "2300 V reverse breakdown voltage Ga<sub>2</sub>O<sub>3</sub> Schottky rectifiers," *ECS J. Solid State Sci. Technol.*, vol. 7, no. 5, pp. Q92–Q96, 2018, doi: [10.1149/2.0241805jss](https://doi.org/10.1149/2.0241805jss).
- [16] K. Konishi, K. Goto, H. Murakami, Y. Kumagai, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, "1-kV vertical Ga<sub>2</sub>O<sub>3</sub> field-plated Schottky barrier diodes," *Appl. Phys. Lett.*, vol. 110, no. 10, Mar. 2017, Art. no. 103506, doi: [10.1063/1.4977857](https://doi.org/10.1063/1.4977857).
- [17] Z. Hu, H. Zhou, Q. Feng, J. Zhang, C. Zhang, K. Dang, Y. Cai, Z. Feng, Y. Gao, X. Kang, and Y. Hao, "Field-plated lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diode with high reverse blocking voltage of more than 3 kV and high DC power Figure-of-Merit of 500 MW/cm<sup>2</sup>," *IEEE Electron Device Lett.*, vol. 39, no. 10, pp. 1564–1567, Sep. 2018, doi: [10.1109/LED.2018.2868444](https://doi.org/10.1109/LED.2018.2868444).
- [18] J. Yang, F. Ren, M. Tadjer, S. J. Pearton, and A. Kuramata, "2.3 kV field-plated vertical Ga<sub>2</sub>O<sub>3</sub> Schottky rectifiers and 1 a forward current with 650 v reverse breakdown Ga<sub>2</sub>O<sub>3</sub> field-plated Schottky barrier diodes," in *Proc. 76th Device Res. Conf. (DRC)*, Jun. 2018, pp. 1–2, doi: [10.1109/DRC.2018.8442188](https://doi.org/10.1109/DRC.2018.8442188).
- [19] A. J. Green, K. D. Chabak, M. Baldini, N. Moser, R. Gilbert, R. C. Fitch, G. Wagner, Z. Galazka, J. Mccandless, A. Crespo, K. Leedy, and G. H. Jessen, " $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs for radio frequency operation," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 790–793, Jun. 2017.
- [20] H. Zhou, M. Si, S. Alghamdi, G. Qiu, L. Yang, and P. D. Ye, "High-performance depletion/enhancement-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator (GOOI) field-effect transistors with record drain currents of 600/450 mA/mm," *IEEE Electron Device Lett.*, vol. 38, no. 1, pp. 103–106, Jan. 2017, doi: [10.1109/LED.2016.2635579](https://doi.org/10.1109/LED.2016.2635579).
- [21] M. H. Wong, K. Goto, H. Murakami, Y. Kumagai, and M. Higashiwaki, "Current aperture vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs fabricated by N- and Si-ion implantation doping," *IEEE Electron Device Lett.*, vol. 40, no. 3, pp. 431–434, Mar. 2019.
- [22] I. C. Kizilyalli, A. P. Edwards, H. Nie, D. Disney, and D. Bour, "High voltage vertical GaN p-n diodes with avalanche capability," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3067–3070, Oct. 2013, doi: [10.1109/TED.2013.2266664](https://doi.org/10.1109/TED.2013.2266664).
- [23] S. Chowdhury, Z. Guo, X. Liu, and T. P. Chow, "Comparison of silicon, SiC and GaN power transistor technologies with breakdown voltage rating from 1.2 kV to 15 kV," *Phys. Status Solidi C*, vol. 13, nos. 5–6, pp. 354–359, May 2016, doi: [10.1002/pssc.201510200](https://doi.org/10.1002/pssc.201510200).
- [24] W. Huang, T. P. Chow, Y. Niyama, T. Nomura, and S. Yoshida, "Lateral implanted RESURF GaN MOSFETs with BV up to 2.5 kV," in *Proc. 20th Int. Symp. Power Semiconductor Devices IC's*, May 2008, pp. 291–294, doi: [10.1109/ISPSD.2008.4538956](https://doi.org/10.1109/ISPSD.2008.4538956).
- [25] N. Herbecq, M. Zegaoui, A. Linge, B. Grimbert, F. Medjdoub, and I. Roch-Jeune, "GaN-on-silicon high electron mobility transistors with blocking voltage of 3 kV," *Electron. Lett.*, vol. 51, no. 19, pp. 1532–1534, Sep. 2015.
- [26] A. Olziersky, P. Barquinha, A. Vilà, L. Pereira, G. Gonçalves, E. Fortunato, R. Martins, and J. R. Morante, "Insight on the SU-8 resist as passivation layer for transparent Ga<sub>2</sub>O<sub>3</sub>-In<sub>2</sub>O<sub>3</sub>-ZnO thin-film transistors," *J. Appl. Phys.*, vol. 108, no. 6, Sep. 2010, Art. no. 064505, doi: [10.1063/1.3477192](https://doi.org/10.1063/1.3477192).
- [27] C. Joishi, Z. Xia, S. H. Sohel, S. Lodha, and S. Rajan, "Epitaxial passivation of delta doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field effect transistors," in *Proc. Device Res. Conf. (DRC)*, Jun. 2019, pp. 23–26.
- [28] J. Melai, C. Salm, S. Smits, J. Visschers, and J. Schmitz, "The electrical conduction and dielectric strength of SU-8," *J. Micromech. Microeng.*, vol. 19, no. 6, Jun. 2009, Art. no. 065012, doi: [10.1088/0960-1317/19/6/065012](https://doi.org/10.1088/0960-1317/19/6/065012).